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A further object is the provision of a detector compris- 
ing a fewer number of memory elements than comparable 
detectors. 
Still a further object is the provision of a binary se- 
data stream, with the detector including a minimum num- 
ber of memory elements. 
These and other objects of the invention are achieved 
by providing a detector, built on the basis of the known 
properties of an N bit binary sequence which is charac- 
terizable as consisting of a binary N, R ring sequence. 
A binary sequence detector is disclosed which is used The letter represents the number of bits in the binary 
ces, each of R bits. The detector includes R memory 15 tive bits in each of the distinct subsequences comprising elements. Each bit of the n bit sequence is associated with the ring sequence. In the detector of the present inven- 
one of the R-bit subsequences. To detect the first bit in tion, the number of memory elements is equal to R, rather 
the sequence, the R memory elements store a subsequence, than being equal to N- 1 as in prior art detectors. As the 
associated with the first bit. Then, as each successive bit value of increases, the relative difference between and 
is received, logic circuitry, forming part of the detector, 20 R increases, so that the reduction in the number of mem~ry 
elements. When the subsequence associated with the 
(n--l)th bit is stored in the R memory elements and the The N subsequences of the ring sequence are used to 
vided by the logic circuitry, indicating the detection of the 25 An initial state is chosen for the detector from the ordered 
subsequence of the binary N, R ring sequence. The detec- sequence. 
tor assumes successive states, represented by successive 
The invention described herein was made in the per- subsequences in the ring sequence, as each bit of the N 
formance of work under a NASA contract and is subject bit sequence is received from the serialized data stream. 
to the provisions of Section 305 of the National Aeronau- 30 Thus, once an assignment is made for the initial state, 
tics and Space Act of 1958, Public Law 85-568 (72 Stat. which the detector assumes, the state assignment is com- 
435; 42 USC 2457). plete, in that the detector automatically switches to a 
This invention relates to detection circuitry and, more succeeding state when the Proper bit in the N bit sequence 
particularly, to a binary sequence detector. is received. Sensing the bit received and the state of the 
The techniques of generating binary sequences, exten- 35 detector is accomplished by logic circuitry or decisional 
sively used in data communications, are well known. Gen- elements, which control the subsequent state of the detec- 
erally, such sequences are inserted at the beginning or tor by the proper setting of the binary memory elements 
end of a data message or portion thereof, which is corn- thereof. As will be explained hereafter in detail, the com- 
municated between two sources, such as between a ground plexity of the required logic circuitry may be minimized 
data processor and a spacecraft. The function of the 40 by the proper choice of the initial state of the detector. 
sequences is to indicate the beginning or end of each block In a detector of R memory elements, there are R- 1 sub- 
of data, within a serialized or bit by bit data stream. sequences which can be chosen as the initial state so that 
In order to sense the sequential arrival of a binary the logic circuitry is of reasonable complexity. 
sequence in the data stream, a detector is required to The invention will best be understood from the follow- 
recognize or detect the particular multibit sequence, which 45 ing description when read in connection with the accom- 
may be thought of as comprising N bits. A prior art detec- panying drawings, in which: 
tor for such purposes, generally comprises N- 1 memory FIGURE 1 is a chart of a specific nine bit sequence 
elements interconnected with logic or decisional elements ShOWn as a ring sequence of nine, four bit subsequences; 
so that, if the bits of the sequence are properly stored FIGURE 2 is a general block diagram of the detector 
in the various memory elements, upon the entry or arrival 50 of the invention; 
of the Nth or last bit of the sequence, the detector pro- FIGURE 3 IS a complete block diagram of a detector 
vides an output signal. This signal indicates the detection in accordance with the teachings of the invention for de- 
of the sequence, and thereby indicates the beginning or tecting the nine bit sequence diagrammed in FIGURE l; 
end of a block of data. Though such detectors operate with FIGURE 4 is a chart useful in formulating the logical 
various degrees of success, they tend to become quite 55 operatiom to be performed by the detector of FIGURE 3; 
complex and expensive, when the value of N, that is the EIGUeRE 5 is a chart of a 214bit sequence airranged as a 
number of bits in the sequence, is large. For example, a ring sequence; 
detector capable of detecting a thirty-one bit binary se- 'FIGURE 6 is a chart sirniltar to that shown in FIGIUR~E 
quence, often used in space exploration and data com- 3, but one related to the ring sequence of FIGURE 5;  
munication, requires thirty memory elements, in addition 60 and 
to the logic circuitry. Such a detector is quite expensive FIGURE 7 is a block diagram of a detector capable of 
and complex. ,detecting the 21dbit sequence shown in FIGURE 5 with 
Accordingly, it is an object of the present invention to ,only five memory elements. 
provide a new improved binary sequence detector. The teachings of the invention may best be explained in 
Another object is to provide a binary sequence detector 65 conjunction with specific examples. Let it be assumed that 
which is simpler and less expensive than prior art detec- a binary sequence 010010111, serially provided in a 
tors capable of detecting the same N bit sequence. stream of data, is to be detected. Reading from right to 
James E. Webb, Administrator ~f the Natiomal Aeronau- 
to an in- tics Space * d ~ ~ t r a t ~ o n ~  with re 
Filed Sept. 9,1946, Ser. NQ. 578 
quence detector for providing an output signal, indicating 
Qf Perlmw Grmada 9 the reception of an N bit binary sequence in a serialized 
8 claims 
to detect an bit representab1e by ?I subsequen- sequence, while the letter R is a fixed number of consecu- 
is used to modify the subsequence in the memory elements, required in the present detector, becomes 
significant. 
nth bit is received by the logic an Output is Pro- define N states of the R memory elements of the detector. 
3,493,929 
left, the binary “1” is the first bit of the nine bit sequence columns CP through C4 represent the binary states of 
(i.e. N=9), which ends with the last binary “0.” As four memory elements DP through D4 respectively, which 
should be appreciated by those familiar with the art, are included in memory unit 30. In accordance with the 
herebefore, such a sequence is generally detectable by a teachings of the present invention, the R-1 subsequences 
detector comprising at least eight (8=9-1) memory ele- which are preferably chosen as the sequences to represent 
ments and associated logic circuits or elements. However, the initial state, are those which will result in the Wacking 
in accordance with the teachings of the present invention, of the nine-bit binary sequence by one of the memory ele- 
such a nine-bit sequence is detectable with a detector ments D2 through D4. For example, as seen from FIG- 
which includes a number of elements equal to the number URE 1, the bits diagrammed in columns X and c$ are 
of bits in each of N subsequences into which the nine-bit identical, starting with the first binary “1” bit and ending 
sequence can be divided. with the last binary “0” bit. Therefore, in accordance with 
As is known, the nine-bit sequence may be converted the teachings of the present invention, the last subse- 
into a ring sequence of N subsequences, each of four bits. quence, diagrammed in row R9 is assumed to be one of 
The bit length of each subsequence is selected so that each the R- 1 preferred subsequences, since if chosen, as each 
subsequence is distinct. In accordance with the foregoing 15 of the sequence bits (column X) is received, the memory 
definitions, R=4. Such a ring sequence is diagrammed in element D4 is set to a binary value mrresponding ~ .the 
FIGURE 1 to which reference is made herein. Therein, particular binary bit received. 
rows R I  through R9 represent various successive subse- By observing column C2, it is seen that starting with 
quences and columns CB through C4, the four bits in each row R8 and continuing with rows R9 and rows RB through 
subsequence. Also, in FIGURE 1, the bits on the column 20 R7, the bits therein are analogous to those of the nine bit 
X represent the bits of the N bit sequence, written from sequence. Thus the preceding subsequence, diagrammed 
top to bottom. in row R7 is another of the preferred subsequences 
In accordance with the teachings of the present inven- for representing an initial state. By storing in the memory 
tion, the binary sequence detector comprises R memory elements in memory unit 30 the initial state, represented 
elements and logic circuitry which senses the state of the 25 by 1010 (reading from left to right), the second memory 
R memory elements and the serially supplied hput  bit, element D2 will track the input sequence bit. In the ex- 
hereafter designated as x corresponding to column X. The ample, in conjunction with FIGURE 1, the third pre- 
memory elements are controlled to store an initial state ferred subsequence for an initial state is that diagrammed 
which is one of the N subsequences. Then, as each bit in in row R8, represented by 1101 whereby the third memory 
the binary sequence, hereafter also referred to as a se- 30 element D3 will track the input binary sequence. 
quence bit, is received in proper order, the logic circuitry For a complete description of the detector for detecting 
controls the memory elements to store the next state, the nine bit binary sequence herebefore defined, reference 
represented by the next successive subsequence in the ring is made to FIGURES 3 and 4. FIGURE 3 is a complete 
sequence, to await the arrival of the next sequence bit. block diagram of thg detector, while FIGURE 4 is a chart 
Only when all the sequence bits are received in the proper 35 useful in explaining the operation thereof. In FIGURE 4, 
‘order, does the detector advance thmugh all the N states DP through D4 represent the four memory elements in- 
or subsequences to provide an output signal, indicating the cluded in memory unit 30. Each of the memory elements 
detection of the sequence. is a flip-flop, also referred to as RS (reset-set) flip-flop. 
Reference is now made to FIGURE 2 which is a gen- Each memory element or flip-flop has set and reset input 
era1 block diagram of the binary sequence detector. I t  is 40 lines designated S and R, respectively. The flip-flop also 
shown including logic circuitry 20 responsive to sequence has two output lines designated d and d’ with the respec- 
bits serially supplied thereto, bit by bit, from a data stream tive numerical designation. The d and d‘ output lines are 
(not shown). The logic circuitry 20 is coupled to a sometimes referred to as the assertion and negation out- 
memory unit 30 which includes R memory elements, puts. To set the flip-flop to a binary “1” on its assertion 
where R represents the number of bits in each of the sub- 45 ( d )  output, a binary “1” and a binary “0” are supplied 
sequences into which the main binary sequence may be to input lines R and S, respectively during an appropriate 
divided. The outputs of the various memory elements in switching interval, controlled by timing pulses which are 
unit 30 are coupled to logic circuitry 20. Only when the not shown in FIGURE 4, in order to simplify the diagram. 
sequence bits arrive in the proper order are the memory In FIGURE 4 in rows R1 through R9, column X is 
elements in unit 30 successively controlled to store suc- 50 charted, the nine bit sequence starting with the first binary 
cessive subsequences of the sequence ring, at the end of ‘‘1’’ and ending with the binary “0.” The columns headed 
which the logic circuitry 20 provides an output signal on dP, d2, d3 and d4 are used to chart the outputs of the 
an output line 21 to indicate the proper detection of the four memory elements D1 through D4 respectively which 
sequence. are supplied to the logic circuitry 20 to represent a state 
For example, to detect the nine-bit sequence, hereinbe- 55 as designated in the column headed “Present State.” Then 
fore referred to, the memory unit 30 includes four memory on the basis of the incoming sequence bit and the present 
elements, since the sequence may be divided into nine state, the logic circuitry controls the memory elements to 
four-bit subsequences, as d8iagrammed in c h a ~  form in store one of the nine states which are represented by one 
FIGURE 1. The elements may initially be controlled to of the subsequences. These are charted in the columns 
store an initial state represented by any one of the nine 60 headed DB through D4, with the column headed “Next 
subsequences. Then as each of the sequence bits, starting State,” indicating the state represented by the subsequence 
with the first binary “1” is received by logic circuitry 20, stored in the memory elements. 
the memory elements are controlled to store a succeeding As herebefore indicated, the subsequence 1010 shown 
state, represented by a succeeding subsequence. Only after in row R7 of FIGURE 1 is One of the preferred R-1 sub- 
the elements have successively stored the vanious subse- 65 sequences since, if chosen and the Proper sequence is re- 
quences, and a binary “0,” such % diagrammed in DIG- ceived, the memory element D2 will track the incoming 
URE 1 in N)W R9 and C O ~ U ~  X, is received, does logic sequence as seen from rows R8, R9 and R1 through R’3 
circuitry 20 provide an output signal to indicate the proper column c2. In the chart Of FIGURE 4, it is ammed that 
reception of the sequence. the memiory elements DX through D4 store the initial state 
Although, any one of the subsequences may be chosen 70 1 by storing the subsequence 1010 as shown in row R k  
to represent the initial state, it has been found that out of columns d& d% d3 and d4 respectively- Then when the 
the N subsequences, there are R- 1 subsequences, any one first binary 1 is received (RB, x), the elements are a n -  
of W G C h  when chosen may result in a logic circuim of trolled to represent the next state 2 by storing the next 
relatively limited complexity. Referring again to FIG- subsequence in the ring sequence as shown in row RS of 
URE 1, let it be assumed that the bits diagrammed in 75 FIGURE 1. That is, the elements are controlled to store 
3,493,929 
1101, charted in row R1, columns D1-D4. During the 
next bit interval, the second state (1101) is supplied to 
the logic circuitry as shown in row R2 of FIGURE 4 so 
that when a “1” is received (R2, X) the elements are con- 
trolled to represent or store state 3 (1 110) which is the 
next subsequence in the ring sequence (FIGURE 1, row 
R9). This process continues with the state or subsequence 
stored in the memory elements being supplied to the logic 
circuitry so that when the proper bit in the sequence is 
received, the memory elements are controlled to store the 
next state or next subsequence in the ring sequence. Then 
when the last state or subsequence, Le. 0100, is supplied 
to the logic circuitry (FIGURE 4, row R9) and the in- 
coming bit is the last of the binary sequence, Le. the 
binary “0,” the memury elements again store the initial 
state or first subsequence 1010 and the logic circuitry sup- 
plies an output signal, indicating that the proper sequence 
has been sensed. 
If however the bit received does not seem to be in the 
proper order, the logic circuitry controls the elements to 
store a state or a subsequence which depends on the par- 
ticular relationship of the received bit and the previously 
received bits. For example, let it be assumed that the 
memory unit 30 stores the first or initial state, repre- 
sented by 1010 in FIGURE 5, row R10 and the received 
bit is a “0” rather than a binary “1.” Then, since the se- 
quence must start with a binary ‘‘1,’O the received “0” 
cannot be the first bit, and therefore the memory elements 
remain storing the state 1 represented by 1010 as shown 
in row R10, columns D1 through D4. Similarly, when the 
state of the memory unit is 2 as represented in row R11 
and the incoming bit is a “0,” the unit is controlled to 
store state 1, since state 2 indicates that the previous bit 
was a binary “1,” however the present “0” cannot form 
together with the previous binary “1” the beginning of the 
sequence since the sequence starts with three successive 
“1’s.’’ Also, when the unit is in state 3 (row R12), in- 
dicating that the two previous bits were “1’s” and the in- 
coming bit it a “0,” the unit is controlled to store state 1 
since three consecutive “1’s” are required. On the other 
hand, when the memory unit is in state 4, represented by 
0111 (row R13) which indicates that the prior three bits 
received were “1’s” when the next bit is a “1” rather than 
“0,” the unit is not controlled to store state 1. Rather, it i s  
energized to store state 4 since the present “1” and the 
two prior consecutive “1’s” may be the first three ‘‘1’s” of 
the sequence. Each of the other states which is stored in 
the memory unit as a function of the previous state and 
the incoming bit is charted in FIGURE 5 in one of rows 
R14 through R18. 
Summarizing the foregoing description, the novel detec- 
tor of the present invention for detecting an N-bit binary 
sequence which is divisible into a ring sequence of N, R 
bit distinct sequences, consists of R memory elements 
forming a memory unit which is controlled to store an 
initial state, represented by one of the subsequences. As 
each bit of the sequence is received, the memory unit is 
advanced to a succeeding subsequence of the ring se- 
quence. Then, when the unit stores the last subsequence 
and the last sequence bit is received, the detector provides 
an output signal, indicating the detection of the sequence. 
The storing in the memory unit of the various states is ac- 
camplished by logic circuitry. As previously indicated, 
it has been found that the logic circuitry may be greatly 
simplified, if one of the memory elements, except for the 
one storing the latest bit of each subsequence, stores a 
bit corresponding to the input bit. For example, as may 
be seen from FIGURE 4, the subsequence 1010 has been 
selected as the initial state so that memory element D2 
tracks the incoming or input bit, This may be seen by 
comparing the bits in columns X and DZ in rows R1 
through R18. The other two preferred subsequences for 
the initial state are 1101 and 110, which would have re- 
sulted in elements D3 and D , respectively, tracking the 
incoming bit. 
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AS should be appreciated by those familiar with the 
art, the logic function of the logic circuitry may be ex- 
pressed in the form of logic equations from which the 
structure of the circuitry may be determined. For ex- 
ample, the binary relationships charted in FIGURE 4 may 
be defined by the following equations: 
DI‘=xd2’d4+~dZd3+~’dl’d3’d4 (1) 
D ~ = x  (2) 
D3=~‘d1+d2 ( 3  1 
D4‘=x’dX+d3‘ (41 
Z=rPdl’d2d3’d4’ (5  1 
As used in conventional logic equations, the symbol ’ 
(prime) and + denote complementation and logical ad- 
dition, i.e. the OR function while adjacent variables such 
as dld2 denote logical multiplication or the AND func- 
tion. In Equation 5 ,  Z represents a binary “0” output sig- 
nal only when the incoming bit X is 0 and the present 
state is 0100, i.e. state 9. 
In the embodiment of the invention diagrammed in 
FIGURE 3, the foregoing logical equations are performed 
by a plurality of NAND gates, which are supplied with 
the outputs of the four memory elements Dl-D4, as 
well as the input bit x and its complement x’. The outputs 
of some of the gates are connected to the inputs of the 
memory elements. As previously indicated, the memory 
elements being RS flip-flops, =e supplied with two inputs. 
To set the element to a binary “1,” the R and S inputs 
are a binary “1” and a binary “0” respectively. Thus in 
the foregoing equations, Dl’, D2, D3 and D4‘ may be 
represented by S1, R2, R3 and S4 which indicate the re- 
quired inputs to the S inputs of D1 and D4 and the R 
inputs of D2 and D3 respectively. R1, S2, S3 and R4 
are simply the complements of S1, R2, R3 and S4. 
As may be seen from FIGURE 3, the input SI is gen- 
erated by four NAND gates 41-44. NAND gates 41, 42 
and 43 provide the complements of the terms on the right- 
hand side of Equation 1. Their outputs are ANDed as 
indicated by junction point 45 with the resultant signal 
inverted by NAND gate 44 which operates as an inverter. 
The junction point 45 and the output of gate 44 are shown 
connected to the R1 and S1 inputs of D1. The binary 
signals thereat may be expressed as 
R1= (xdZ’d4 +xdZd3+x’dP’d3’d4) ’ (6) 
and 
Sl=xdZ‘d4+xdZd3+x’dl‘d3’d4 (7) 
Similarly, NAND gates 47, 48 and 49 are used to pro- 
vide the binary signals for the S3 and R3 inputs of D3. The 
output of gate 47 is (x’dl)’, which, when ANDed to- 
gether with d2’ by junction point 51, result in (x‘d1.fd2)’. 
This term is inverted by gate 49 to provide the term 
x’dl+d2, supplied to R3 which is the same as D3 ex- 
pressed in Equation 3. 
The input signals for D4 are provided by NAND gates 
53, 54 and 55, with the outputs of gates 53, 54 providing 
the terms (x’dl)’ and (d3’)’ respectively being ANDed as 
indicated by junction point 54 to provide the term 
(x’dl+d3’)’, which is inverted by gate 55, operating as 
an inverter. Since element D2 tracks the input bit x, the 
input sigals thereto are supplied from the input line rep- 
resenting input bit x and the output x’ of a NAND gate 
57 operating as an inverter. The output signal Z is sup- 
plied by a NAND gate 58 providing a binary “0” output 
signal only when all its inputs are binary “1’s.” 
Although the memory unit and logic circuitry has been 
described in conjunction with RS flip-flops, serving as ~- 
70 memory elements and NAND gates, other memory-and 
logical elements may be employed to construct the detec- 
tor in accordance with the foregoing description. It should 
be apparent to those familiar with the art that the partic- 
ular interconnection of the various logical elements de- 
76 pends on the elements used, the only requirement being 
3,493,! 
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that the elements generate terms or binary signals in ac- 
cordance with the foregoing equations. 
Although herebef ore, the invention has been explained 
in conjunction with a binary sequence detector for de- 
tecting a nine bit sequence, it should be appreciated that 
the teachings may be employed to provide a detector ca- 
pable of detecting a given binary sequence of any number 
of bits. The steps followed in designing the detector are 
the same, regardless of the sequence or the number of bits 
in the sequence to be detected. These steps may be sum- 
marized in conjunction with another example. Let it be 
assumed that a 21-bit sequence such as 
100011001010111110000 
reading from right to left is to be detected. The first step 15 
is to determine the ring sequence for the 21-bit sequence. 
The minimum number of bits in each subsequence, i.e. 
Rmh is 1+[log2N] where the bracketed term indicates 
the nearest integer which is less than logzN. With N=21, 
Rmk=1+4=5. R may have to be greater than Rmin to 2~ 
insure that each subsequence is distinct from any of the 
others. Once R is determined, the ring sequence is charted, 
forming 21 5-bit subsequences as shown in FIGURE 5, 
to which reference is made herein. Therein, the five col- 
umns representing the five bits of each subsequence are 25 
designated D1-D5 to correspond to the five memory ele- 
ments needed to store each subsequence. Also the column 
X represents the input sequence to be detected written 
from top to bottom as is the case in FIGURE 1. 
is assigned. Assuming that D2 is chosen to track the input 
bit, it is seen from FIGURE 6 that starting with the sub- 
sequence 00100, the bit in D2 corresponds to the input bit. 
Therefore the preceding subsequence 01000 is chosen as 
state 1 and the succeeding subsequences are designated 35 
by successive state numbers. After the state assignment is 
performed, a chart, such as shown in FIGURE 6, is pre- 
pared, comprising sections A and B. Section A includes 12 
columns C1-C12 and section B includes columns C13- 
C23. It is accomplished by charting the various ring 40 
sequence subsequences, starting with the initial state 01000 
(columns C K 6 )  as well as charting the 21-bit sequence 
starting from top to bottom (column C1) headed by the 
letter X. Column C7 headed “Present State” is used to 
indicate the state number associated with each subse- 45 
quence. In columns C8 through C12, headed D1 through 
D5 are charted the subsequences or states stored in the 
memory elements as a function of their prior state and 
the incoming bit x, which is assumed to arrive in the 
proper order in the sequence. Section A i s  similar to rows 50 
R1 through R9 of FIGURE 3, while section B is similar 
to rows R10 through R18. In Columns C14 through C18 
are charted the successive subsequences as in columns 
C2-C6. However, the complements of the bits in column 
C1 are charted in column C13. The states stored in the 55 
memory elements as a function of the previous states (c01- 
umns C14X18) and the wrong incoming bits (C13) are 
charted in columns C19 through C23. The bottom por- 
tions of the sections A and B in FIGURE 6 represent 
unused states. 60 
The charted bit relationships are then expressed in the 
form of logical equations from which the structure of the 
logical circuitry is determined. Various logic design aids, 
such as Karnaugh charts, may be utilized for such pur- 
poses. The chart of FIGURE 6 may be expressed by the 65 
following logical equations: 
Thereafter, the subsequence to represent the initial state 30 
D1=~dldS’+x’dl‘dS+~’d2’d3’d4‘ (8) 
D2=x (9 ) 
D3= (&’+xdl‘)’ (10) 
D4=~d ld3  +~’dl’d3 +dld2’d3 (11) 70 
DS)=xd ld4+~’dl‘d4+dld3‘d4 (12) 
Z=xd 1 d2’d3 ’d4’dS (13) 
The implementation of the foregoing equations is dia- 
grammed in block form in FIGURE 7. Therein, flip-flop 75 
329 
8 
FFi represents each of the five memory elements, i rep- 
resenting 1 through 5. The other logic elements shown 
therein are NAND gates. Gate ’71 responding to the in- 
coming bit x operates as an inverter providing the x com- 
plement x’. The x and x’ signals are supplied as inputs 
to the reset and set inputs R2 and S2 respectively of 
memory element D2, since as herebefore assumed, the 
element tracks the incoming bit. NAND gates 72-75 are 
the implementation of Equation 8, while NAND gates 
76, 77 and 78 implement Equation 9. Similarly, the im- 
plementation of Equation 10 is accomplished by gates 
81-84 and that of Equation 11 by gates of 85-88. The 
output signal Z is produced by NAND gate 91. The out- 
put of gate 91 is a binary “0” only when d e  incoming 
bit is a binary “1,” being the last bit of the sequence and 
the state in the memory elements is d e  last subsequence 
10001, shown in the last row in columns C%C6 (FIG- 
URE 6) .  
From the foregoing, it should thus be appreciated that 
in accordance with the teachings of the invention, the 
21-bit sequence, herebefore described, is detectable in a 
detector including only five memory elements, whereas 
prior art detectors would require twenty memory ele- 
ments. The minimum number of elements needed is 
l+Clog, N], where N is the number of bits in the se- 
quence to be detected, and the bracketed term is the 
closest integer less than log,N. 
It should further be appreciated that the detector may 
be employed whenever an N bit binary sequence is to be 
detected whether or not the sequence is used to separate 
data blocks in a serialized data stream. Thus, the detec- 
tor may be used in any data processor in which an out- 
put signal is desired to indicate a certain sequence of 
binary bits. Other applications of the detector may in- 
clude its use as an electronic lock. In such an applica- 
tion, the binary “1’s” and “0’s” of the sequence may be 
supplied from one or more sources. By supplying the 
bits in the sequence bit by bit, the detector will advance 
through its states so that when the last bit is received, a 
locking or unlocking signal is provided. 
There has accordingly been shown and described here- 
in a novel binary sequence detector. 
What is claimed is: 
1. A system for detecting a predetermined sequence 
of binary bits in a stream of bits supplied thereto bit by 
bit from a binary bit source, said predetermined se- 
quence being a ring sequence definable by a group of 
distinct successive subsequences forming a ring sequence, 
the number of bits in each subsequence being less than 
the number of bits in said predetermined sequence, each 
subsequence being associated with a bit of said predeter- 
mined sequence, the system comprising: 
a Plurality of storing elements equal in number to the 
number of bits in each subsequence for initially stor- 
ing therein a selected one of said subsequences as- 
sociated with the first bit of said predetermined se- 
quence; and 
logic means associated with said plurality of elements 
and responsive to each bit supplied from said source, 
for storing a subsequence in said storing means 
which is a function of the bit supplied from said 
source and the subsequence previously stored in said 
storing means, said logic means further including 
means for providing an output signal indicative of 
the detection of said sequence when the bit sup- 
plied from said source corresponds to the last bit 
of said sequence and the subsequence stored in said 
storing means is one associated with the next to last 
sequence bit. 
wherein said logic 
means includes gating means responsive to the bit from 
said source for storing said bit as part of a subsequeace 
in one of said memory elements. 
2. The system defined in claim 
3,493,929 
3. The system defined in claim 2 wherein said plu- 
rality of memory elements comprise r flip-flops, each 
having two stable states of operation and said logic means 
comprises a plurality of NAND gates, the flip-flop stor- 
ing the bit from said source being other than the flip-flop 
storing the rth bit in said sequence when the subse- 
quence in said flip-flop comprises the first r bits of said 
sequence. 
4. A system for detecting a predetermined sequence of 
n binary bits, received from a source of binary bits, bit 
by bit, said predetermined sequence being definable by a 
group of n distinct successive subsequences forming a 
ring sequence, each sulbsequence comprising r bits, any 
one of said n subsequences being associatable with the 
first bit of said sequence with each successive sub- 
sequence being associatable with successive bits in said 
sequence, the system comprising: 
r m e m r y  elements for storing any one of said subse- 
quences; and 
logic means coupled to said memory elements respon- 
sive to the subsequence stored therein associated 
with one of said bits in said n bit sequence and the 
bit received from said source for storing in said 
memory elements a subsequence which is associated 
with a bit in said sequence which is a function of 
the last and previously received bits from said source, 
said logic means including means for providing an 
output signal indicative of the detection of said pre- 
determined n bit sequence when the bit received 
from said source corresponds to the last bit of said 
sequence and the subsequence in said storing means 
is one associated with said next to last sequence bit. 
5. The system defined in claim 4 wherein 
r 2  1 + [log, n]  
is storable in said M1 through M, elements with the first 
bit in said element M, and the rth bit in element MI, 
the bit stored in one of said elements other than element 
MI corresponding to the bit received from said source. 
7. The system defined in claim 6 wherein the bit 
stored in element Mz corresponds to the bit received from 
said source. 
8. A system for detecting an n bit binary sequence 
from a source of bits, received bit by bit, said sequence 
1 0  designated b,, b,-l . . . b,+l, b,, b,-l . . . bz, bl, where 
bl is the first bit, being definable by n distinct successive 
subsequences designated b, . . . bl, br+i . . . bz . . . 
b, . . . bn-(,+1) . . . . . . b,, each of length r bits, 
each subsequence being associated with one of said se- 
15 quence bits, the system comprising: 
r flip-flops for storing one of said subsequences asso- 
ciated with bit bl; and 
logic means responsive to each successive bit received 
from said source and the subsequence in said flip- 
flops for advancing said flip-flops to store successive 
subsequences therein, whereby the subsequence 
stored in said flip-flops is indicative of the portion of 
said n bit sequence already received which precedes 
the bit associated with the stored subsequence, said 
logic means further including output means for pro- 
viding an output signal indicative of the detection of 
the sequence when the bit received from said source 
corresponds to bit b, and the subsequence in said 
flip-flops is the one associated with bit bnF1. 
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where the bracketed term [log, n] is the nearest integer 
less than log, n, and wherein one of r-1 subsequences is 
associatable with the first bit of said predetermined se- 
quence, whereby the bit stored in one of said memory 40 
elements corresponds to the bit received from said source. 
6. The system defined in claim 5 wherein said r mern- 
ory elements are designatable MI through M, and a sub- 
sequence comprising the first r bits of said n bit subse- 
quence associated ,with a particular bit in said sequence 45 
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